1



POWER OPERATIONAL AMPLIFIER

PAD38

Rev B

KEY FEATURES

- HIGH VOLTAGE 200 VOLTS
- HIGH CURRENT 10 AMPS
- 125 WATT DISSIPATION CAPABILITY
- HIGH SLEW RATE- 10V/µS
- FOUR WIRE CURRENT LIMIT

APPLICATIONS

- LINEAR AND ROTARY MOTOR DRIVE
- YOKE/MAGNETIC FIELD EXCITATION
- PROGRAMMABLE POWER SUPPLIES
- INDUSTRIAL (PA) AUDIO




The PAD38 is a power operational amplifier constructed with surface mount components to provide a cost effective solution for many industrial applications. With a footprint only 3.3in² the PAD38 offers outstanding performance that rivals more expensive hybrid component rack-mount amplifiers. amplifiers or User selectable external compensation tailors the amplifier's application response the requirements. Programmable current limit is builtin. The amplifier circuitry is built on a thermally conductive but electrically insulating substrate. No BeO is used in the PAD38. The resulting module is a small, high performance solution for many industrial applications.









EQUIVALENT CIRCUIT



PINOUT & CONNECTIONS



VIEW FROM COMPONENT SIDE





PAD38



ABSOLUTE MAXIMUM RATINGS SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

200V SUPPLY VOLTAGE, +Vs to -Vs TEMPERATURE, pin solder, 10s 200C BOOST VOLTAGE, ±Vs ±20V TEMPERATURE, junction² 175°C OUTPUT CURRENT, within SOA 25A TEMPERATURE RANGE, storage -40 to 105°C POWER DISSIPATION, internal, DC 125W OPERATING TEMPERATURE, case -40 to 105°C INPUT VOLTAGE, differential $\pm 20V$ INPUT VOLTAGE, common mode $\pm V_B$

PARAMETER	TEST CONDITIONS ¹	MIN	TYP	MAX	UNITS
INPUT					
OFFSET VOLTAGE			1	3	mV
OFFSET VOLTAGE vs. temperature	Full temperature range		20	50	μV/ ^o C
OFFSET VOLTAGE vs. supply				20	μV/V
BIAS CURRENT, initial ³				100	pA
BIAS CURRENT vs. supply				0.1	pA/V
OFFSET CURRENT, initial				50	pA
INPUT RESISTANCE, DC			100		GΩ
INPUT CAPACITANCE			4		pF
COMMON MODE VOLTAGE RANGE				+V _B -15	V
COMMON MODE VOLTAGE RANGE				$-V_B+7$	V
COMMON MODE REJECTION, DC		98	106		dB
NOISE	100kHz bandwidth, 1kΩ R _S		10		μV RMS
GAIN					
OPEN LOOP	$R_{L}=10k\Omega, C_{C}=100pF$	108			dB
GAIN BANDWIDTH PRODUCT @ 1MHz	C _C =100pF		2		MHz
PHASE MARGIN	Full temperature range	45	60		degree
OUTPUT					
VOLTAGE SWING	$I_O = 10A$	±Vs-8	+Vs-6.6		V
VOLTAGE SWING	$I_0 = -10A$	-Vs+7	-Vs+6		V
VOLTAGE SWING	$+V_B=+V_S+10V, I_O=10A$	+Vs-2	+Vs-1.2		
VOLTAGE SWING	$-V_B$ =-Vs-10V, I_O = -10A	-Vs-2.8	+Vs+2.2		
CURRENT, continuous, DC			10	11	A
SLEW RATE, $A_V = -10$	$C_C = 100pF$	10	12		V/µS
SETTLING TIME, to 0.1%	$2V$ Step, $C_C = 100pF$		2.5		μS
RESISTANCE	No load, DC		4		Ω
POWER SUPPLY					
VOLTAGE		± 15	±75	± 100	V
CURRENT, quiescent, boost supply				22	mA
CURRENT, total				26	mA
THERMAL					
RESISTANCE, AC, junction to air ⁵	Full temperature range, f ≥ 60Hz			0.9	°C/W
RESISTANCE, DC junction to air, outputs	Full temperature range			1.2	°C/W
TEMPERATURE RANGE, heat sink	i Ü	-40		105	°C

NOTES:

- 1. Unless otherwise noted: $T_C = 25^{\circ}$ C, compensation $C_C = 470$ pF, DC input specifications are \pm value given, power supply voltage is typical rating.
- 2. Derate internal power dissipation to achieve high MTBF.
- 3. Doubles for every 10°C of case temperature increase.
- 4. +Vs and -Vs denote the positive and negative supply voltages to the output stage. + V_B and - V_B denote the positive and negative supply voltages to the input stages.
- 5. Rating applies if the output current alternates between both output transistors at a rate faster than 60Hz.
- 7. Power supply voltages +V_B and -V_B must not be less than +Vs and -Vs respectively. Total voltage +V_B to -V_B 240V maximum.
- 8. The PAD38 is constructed with MOSFET transistors and ESD handling procedures must be observed.





SAFETY FIRST

The operating voltages of the PAD38 are potentially deadly. When developing an application circuit it is wise to begin with power supply voltages as low as possible while checking for circuit functionality. Increase supply voltages slowly as confidence in the application circuit increases. Always use a "hands off" method whereby test equipment probes are attached only when power is off.

CURRENT LIMIT

The current limiting function of the PAD38 is a versatile circuit that can be used to implement a four-wire current limit configuration. The four-wire current limit configuration insures that parasitic resistance in the output line, Rp, does not affect the programmed current limit setting. See Figure 1 below. The sense voltage for current limit is 0.7V. Thus:

$$I_L = \frac{0.7V}{R_s}$$

Where \mathbf{I}_L is the value of the limited current and \mathbf{R}_S is the value of the current limit sense resistor.

In addition, the sense voltage has a temperature coefficient approximately equal to -2.2mV/ $^{\circ}$ C.




Figure 1

MOUNTING THE AMPLIFIER

In most applications the amplifier must be attached to a heat sink. Spread a thin and even coat of heat sink grease across the back of the PAD38 and also the heat sink where the amplifier is to be mounted. Push the amplifier into the heat sink grease on the heat sink while slightly twisting the amplifier back and forth a few times to bed the amplifier into the heat sink grease. On the final twist align the mounting holes of the amplifier with the mounting holes in the heat sink and finish the mounting using 4-40 hex male-female spacers. Mount the amplifier to the mother board with 4-40 X 1/4" screws.

PHASE COMPENSATION

The PAD38 **must** be phase compensated. The compensation capacitor, $C_{\rm C}$, is connected between pins 4 and 6. The compensation capacitor must be an NPO type capacitor rated for the full supply voltage (200V). On page 2, under Amplifier Pinout and Connections, you will find a table that gives recommended compensation capacitance value for various circuit gains and the resulting slew rate for each capacitor value. Consult also the small signal response and phase response plots for the selected compensation value in the Typical Performance Graphs section. A compensation capacitor less than $100 {\rm pF}$ is not recommended.


USING THE IQ PIN FUNCTION


When pin 25 (IQ) is tied to pin 6 (Cc1) the class AB bias of the output stage becomes C bias. The quiescent current of the PAD38 typically drops by 10mA. In some applications the reduced quiescent current is important. However, note that applying this option will raise the output impedance of the amplifier which may change the stability of the circuit and will increase crossover distortion also.


BOOST OPERATION


The small signal stages of the PAD38 are connected to the $\pm V_B$ power supply pins. When the $\pm V_B$ voltages are greater than the $\pm V_S$ power supply pins the small signal stages of the amplifier are biased so that the output transistors can be driven very close to the $\pm V_S$ rails. Close swings to the supply rails increase the efficiency of the amplifier and make better use the supply voltages. This technique is often used to operate the amplifier with only a single high current power supply, thus reducing the system size and cost. Also see the application article AN-22 *Single Supply Operation with Power Op Amps* for more detailed information and circuits.














OLTAGE


(HVPS) Condatas AG















OLTAGE

(HVPS) Condatas AG















SAFE OPERATING AREA







- NOTES: 1: DIMENSIONS ARE INCHES, [mm]
 - 2: PINS 0.025" SQUARE [0.635mm], GOLD PLATED
 - 3: RECOMMENDED HOLE FOR MOUNTING 0.129" D. x2 [3.277mm]
 - 4: RECOMMENDED HOLE FOR PINS 0.052" D. [1.321mm]
 - 5: HIGHLY RECOMMENDED THAT AMPLIFIER IS MOUNTED INTO CAGE JACKS USING PAD PART NUMBER CJS01. USE 0.062" [1.575mm] HOLE FOR CAGE JACKS.
 - 6: HIGHLY RECOMMENDED THAT AMPLIFIER IS MOUNTED INTO HEAT SINK WITH 4-40 M/F SPACERS TO PROVIDE STRAIN RELIEF FOR PINS. SEE DRAWING BELOW.

